Abstract: OFDM is the most promising modulation technique for most of the wireless and wired communication standards. The basic idea of OFDM is to divide the available spectrum into several sub channels, making all sub channels narrowband which experiences flat fading. OFDM uses the spectrum efficiently due to its orthogonality and prevents interference between the closely spaced carriers. OFDM provides high bandwidth efficiency because the carriers are orthogonal to each others and multiple carriers share the data among themselves. The main advantage of this transmission technique is their robustness to channel fading in wireless communication environment. The main focus of this paper is to design IFFT and FFT blocks which are used in transmitter and receiver blocks of OFDM system. The methodology used is the 8-point IFFT/FFT (DIF) with radix-2. The design unit also consists of spreader and despreader for mapping technique. The implementation is done in FPGA by using Verilog HDL. The timing simulation and synthesized results are performed and the design is analyzed by using Xilinx ISE tools.
INTRODUCTION
The rapid advances in multimedia applications involve more and more transmissions of graphical data, video and audio messages. In modern communication systems, Orthogonal Frequency Division Multiplexing (OFDM) systems are used to transmit with higher data rate and avoid Inter Symbol Interference (ISI) [5] .In an OFDM communication system, the broadband is partitioned into many orthogonal sub-carriers, in which data is transmitted in a parallel fashion. Thus the data rate for each sub-carrier is lowered by a factor of N in a system with N sub-carriers. By this method, the channel is divided into many narrowband flat fading sub-channels. This makes the OFDM system more resistant to the multi-path frequency selective fading than the single carrier communication system. The sub-carriers are totally independent and orthogonal to each other. The sub-carriers are placed exactly at the nulls in the modulation spectral of one another. At the peak point of one sub-carrier waveform, the sample values of other sub-carriers at the nulls are zeros and thus contribute no ISI to the sampled sub-carrier [2] .
The OFDM transmitter and receiver contain Inverse Fast Fourier Transform (IFFT) and Fast Fourier Transform (FFT), respectively [6] . The IFFT/FFT algorithms are chosen due to their execution speed, flexibility and precision [3] . For real time systems the execution speed is the main concern. The IFFT block provides orthogonality between adjacent subcarriers. The orthogonality makes the signal frame relatively secure to the fading caused by natural multipath environment. As a result OFDM system has become very popular in modern telecommunication systems. The main objective of this paper is to design IFFT/FFT blocks for OFDM, because these are main blocks for modulation and demodulation in OFDM transmitter and receiver [2] . The OFDM signal is generated by implementing the Inverse Fast Fourier Transform (IFFT) at the transmitter which is used to convert frequency domain to time domain and Fast Fourier Transform (FFT) which is used to convert time domain to frequency domain at the receiver side is implemented.
The basic equation of the FFT is
On the other hand, the Inverse FFT equation is where N is the transform size or the number of sample points in the data frame. X(k) is the frequency output of the FFT at k th point where k=0, 1, …, N-1 and x(n) is the time sample at n th point with n=0, 1,…, N-1 [4] .
After the brief discussion of OFDM blocks, we describe the implementation of FFT and IFFT blocks and are explained in section II that follows the OFDM Overview along with its Transmitter and Receiver blocks in section III that follows synthesis and timing simulation results using Xilinx ISE tool in section IV then Conclusion in section V and References in section VI.
IMPLEMENTATION OF 8-POINTS DIF IFFT.
The implementation of IFFT is simple as compared to DFT and its 8-point DIF output is derived from the input directly [1] . The figure shows the implementation can be done in three stages as shown in The implementation of an 8 Point IFFT processor is done by using components like adders, subtractors, multipliers and buffers [1] . In IFFT the twiddle factor values are of unsigned values which have to be converted into binary form for the multiplication purpose. In first stage the computation of upper wings is done by using adders and the results are stored in buffers. The computation of lower wings is done by using subtractors and multipliers. Here for every computation of lower wing there is a different twiddle factor which has to be multiplied. After the computation of both upper and lower wings the results are stored in buffers which are feed as input to the second stage. The computation of second stage is also similar to that of first stage but the difference is that for the four lower wings there are only two twiddle factors in common. Here Again the computation results are stored in buffers and are feed to the third stage. The computation of third stage is also similar to that of first stage but the difference is that there is only one common twiddle factor to be multiplied.
OFDM
Orthogonal frequency division multiplexing (OFDM) is a special case of multicarrier transmission where a single DataStream is transmitted over a number of lower rate subcarriers. In wireless communication, concept of parallel transmission of symbols is used to achieve high throughput and better transmission quality [8] . Orthogonal Frequency Division Multiplexing (OFDM) is one of the techniques for parallel transmission. The idea of OFDM is to split the total transmission bandwidth into a number of orthogonal subcarriers in order to transmit the symbols using these subcarriers in parallel.
OFDM has several advantages over single carrier modulation systems and these make it a viable alternative for CDMA in future wireless networks [8] . The advantages of OFDM are Multi path delay spread tolerance, Immunity to frequency selective fading channels, efficient modulation and demodulation, High transmission bitrates, Easy equalization, High spectral efficiency and Flexibility [6] . The disadvantage of OFDM is, it is very complex than single-carrier modulation and requires more linear power amplifier.
OFDM Transmitter
The detailed block diagram of OFDM Transmitter system is shown in the Fig 2. The components of the OFDM Transmitter are spreader, QPSK Mapper, IFFT and parallel to serial converter. The functioning of each block is explained as follows. 
Spreader
The function of spreader is similar to that of serial in parallel out converter. Here the input symbols are transmitted in serial fashion and spreads out parallel in the form of pairs. These output symbols are sent to 8-signal QPSK Mapper block.
QPSK Mapper
The function of mapper is to convert the input data into complexed valued constellation points, according to a given constellation. Some typical constellations for wireless applications are BPSK, QPSK and QAM [7] , in this work QPSK mapper is used at transmitter side. The constellation graph of QPSK can be shown in Figure 3 . In QPSK there are four possible phases and therefore two bits of information conveyed within each time slot. The rate of change (baud) in this signal determines the signal bandwidth but the throughput or bit rate for QPSK is twice the baud rate. 
IFFT
The IFFT transform a spectrum (amplitude and phase of each component) into a time domain signal. An IFFT converts a number of complex data points, of length that is power of 2, into the same number of points in time domain. Each data point in frequency spectrum used for an FFT or IFFT operation is called a bin. The Inverse Fast Fourier Transform (IFFT) performs N-Point IFFT operation for the received constellation points from the QPSK Mapper.. The output is of N time domain samples. After N-point computation these values are passed through parallel to serial convertor
PISO
The parallel in serial out block receives the N time domain samples in parallel and transmitters out serially.
OFDM Receiver
The detailed block diagram of OFDM Receiver system is shown in the Fig 4. The components of OFDM Receiver are serial to parallel converter, FFT, demapper and despreader. The functioning of each block is explained as follows 
SIPO
The received symbol from the OFDM Transmitter is in time domain which is passed serially through the serial to parallel converter and outs data in parallel. These parallel symbols are sent to Fast Fourier Transform (FFT) block.
FFT
FFT Converters time domain to frequency domain. The parallel symbols which are received from serial to parallel converter perform N-Point FFT operation and sends to demapper.
Demapper
The function of demapper is to convert complexed valued constellations points to symbols. Here in OFDM Receiver block Demapper is used to convert constellation points to 8-signal each of 2-bit data and sent to Despreader block.
Despreader
The function of despreader is similar to that of parallel in serial out converter. Here the input symbols are transmitted in parallel fashion and despread out in serial form.
RESULTS
The presented OFDM system is shown in the above is designed using Verilog Hardware Description Language and synthesized using Xilinx Project Navigator Xilinx ISE tools. Simulation results are verified by using ISE Simulator.
The RTL Schematic view of OFDM Transmitter is shown in Fig.5 and the OFDM Receiver is shown in Fig.6 . 
5.CONCLUSIONS
The design of IFFT/FFT for OFDM is implemented by using Xilinx ISE design suite. The design can be extended to implement the total OFDM transmitter and receiver with different modulation techniques like PSK, and QAM etc.
